In this paper we address the problem of parsing SystemC designs. We present how a reflection-like technique -as an alternative to classical parsers - can be used to obtain a complete representation of a SystemC design. Such a representation can be the basis for further analysis, transformation or synthesis tasks. We illustrate this technique by means of an automatic SystemC to VHDL translation. Furthermore, we compare our approach to classical parsers.