State-Based Real-Time Analysis of SDF Applications on MPSoCs with Shared Communication Resources

BIB
Maher Fakih and Kim Grüttner and Martin Fränzle and Achim Rettberg
Journal of Systems Architecture (JSA): the EUROMICRO Journal
Journal of Systems Architecture (JSA): the EUROMICRO Journal
The timing predictability of Multi-Processor System on Chip (MPSoC) platforms with hard real-time applications is much more challenging thanthat of traditional platforms due to their large number of shared processing, communication and memory resources. Yet, this is an indispensablechallenge for guaranteeing their safe usage in safety critical domains (avionics, automotive).In this article, a real-time analysis based on model-checking is proposed. The model-checking based method allows guaranteeing timingbounds of multiple Synchronous Data Flow Application (SDFA) implementations. This approach utilizes Timed Automata (TA) as a commonsemantic model to represent WCET of software components (SDF actors) and shared communication resource access protocols for buses, DMA,private local and shared memories of the MPSoC. The resulting network of TA is analyzed using the UPPAAL model-checker for providing safetiming bounds of the implementation. Furthermore, we will show the extension of our previous system model enabling single-beat inter-processorcommunication style beside the burst-transfer style and provide the implementation of the complete set of TA templates capturing the consideredsystem model.We demonstrate our approach using a multi-phase electric motor control algorithm (modeled as SDFA) mapped to Infineon’s TriCore-basedAurix multicore hardware platform with both the burst and single-beat inter-processor communication styles. Our approach shows a significantprecision improvement (up to a percentage improvement of 300%) compared with the worst-case bound calculation based on a pessimisticanalytical upper-bound delays for every shared resource access. In addition, scalability is examined to demonstrate analysis feasibility for smallparallel systems, up to 40 actors mapped to 4-tiles and up to 96 actors on a 2-tiles platforms.
oct / 2015
1383-7621
article
Elsevier North-Holland, Inc.
MotorBrain
Nanoelectronics for Electric Vehicle Intelligent Failsafe PowerTrain
Volume 61 Issue 9