Contrex Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties

Goal

Up to now, mission & safety critical services of Systems of Systems (SoS) have been running on dedicated and often custom designed Hardware/Software platforms. In the near future, such systems will be accessible, connected with or executed on devices comprising off-the-shelf HW/SW components. Significant improvements have been achieved supporting the design of mixed-critical systems by developing predictable computing platforms and mechanisms for segregation between applications of different criticalities sharing computing resources. Such platforms serve to enable techniques for the compositional certification of applications’ correctness, run-time properties and reliability.

CONTREX will complement these important activities with an analysis and segregation of the extra-functional properties real-time, power, temperature and reliability. These properties risk becoming major cost roadblocks when 1) scaling up the number of applications per platform and the number of cores per chip, 2) moving to battery powered devices or 3) switching to smaller technology nodes. CONTREX will enable energy efficient and cost aware design through analysis and optimisation of real-time capability, power, temperature and reliability with regard to application demands at different criticality levels. To reinforce European leadership and industrial competitiveness the CONTREX approach will be integrated into existing model-based design methods that can be customized for different application domains and target platforms.

CONTREX will focus on requirements derived from the automotive, aeronautics and telecommunications domain and evaluate effectiveness of its results and drive integration into existing standards for the design and certification based on three industrial demonstrators. Valuable feedback to the industrial design practice, standards, and certification procedures is pursued.

Our economic goal is to improve energy efficiency by 20 % and to reduce cost per system by 30 % due to a more efficient use of the computing platform.

Link

More information at contrex.offis.de

Persons

External Leader

Ralph Görgen

Scientific Director

Publications
A Quasi-Cycle Accurate Timing Model for Binary Translation Based Instruction Set Simulators

Sören Schreiner and Ralph Görgen and Kim Grüttner and Wolfgang Nebel; 2016 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS); 07 / 2016

Advanced SystemC Tracing and Analysis Framework for Extra-Functional Properties

Philipp A. Hartmann and Kim Grüttner and Wolfgang Nebel; The 11th International Symposium on Applied Reconfigurable Computing (ARC'15); 04 / 2015

Ein Verfahren zur Bestimmung eines Powermodells von Xilinx MicroBlaze MPSoCs zur Verwendung in Virtuellen Plattformen

Sören Schreiner and Kim Grüttner and Sven Rosinger and Wolfgang Nebel; 18. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2015) ; 03 / 2015

European Project Cluster on Mixed-Criticality Systems

Trujillo, Salvador and Obermaisser, Roman and Grüttner, Kim and Cazorla, Francisco J. and Perez, Jon; Proceedings of the Performance, Power and Predictability of Many-Core Embedded Systems (3PMCES) Workshop; 03 / 2014

Teaching Mixed-Criticality: Multi-Rotor Flight Control and Payload Processing on a Single Chip

Henning Schlender and Sören Schreiner and Malte Metzdorf and Kim Grüttner and Wolfgang Nebel; Proceedings of the 2015 Workshop on Embedded and Cyber-Physical Systems Education (WESE); 10 / 2015

Facilitating Cross-Layer Reliability Management through Universal Reliability Information Exchange

Enrico Costenaro, Domenik Helms, Nematollah Bidokhti, Adrian Evans, Maximilian Glorieux and Dan Alexandrescu; DAC - Design Automation Conference; 06 / 2015

CONTREX: Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties

Ralph Görgen and Kim Grüttner and Fernando Herrera and Pablo Penil and Julio Medina and Eugenio Villar andGianluca Palermo and William Fornaciari and Carlo Brandolese and Davide Gadioli and Sara Bocchio and Luca Ceva and Paolo Azzoni and Massimo Poncino and Sara Vinco and Enrico Macii and Salvatore Cusenza and John Favaro and Raul Valencia and Ingo Sander and Kathrin Rosvall and Davide Quaglia; Euromicro Conference on Digital System Design (DSD); 08 / 2016

Autonomous flight control meets custom payload processing: A mixed-critical avionics architecture approach for civilian UAVs

Sören Schreiner and Kim Grüttner and Sven Rosinger; Proceedings of the 5th IEEE Workshop on Self-Organizing Real-Time Systems; 06 / 2014

Considering Variation and Aging in a Full Chip Design Methodology at System Level

Domenik Helms and Kim Grüttner and Reef Eilers and Malte Metzdorf and Kai Hylla and Frank Poppen and Wolfgang Nebel; Electronic System Level Synthesis Conference (ESLsyn), Proceedings of the 2014; 06 / 2014

Considering Variation and Aging in a Full Chip Design Methodology at System Level

Domenik Helms and Kim Grüttner and Reef Eilers and Malte Metzdorf and Kai Hylla and Frank Poppen and Wolfgang Nebel; Proceedings of The 2014 Electronic System Level Synthesis Conference (ESLsyn'14), May 31- Jun 01 2014, San Francisco, CA, USA; 05 / 2014

An ESL Timing & Power Estimation and Simulation Framework for Heterogeneous SoCs

Kim Grüttner and Philipp A. Hartmann and Tiemo Fandrey and Kai Hylla and Daniel Lorenz and Stefan Stattelmann and Björn Sander and Oliver Bringmann and Wolfgang Nebel and Wolfgang Rosenstiel; Proceedings of International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), Samos, Greece, July 14-17, 2014; 07 / 2014

Towards Satisfaction Checking of Power Contracts in Uppaal

Gregor Nitsche and Kim Grüttner and Wolfgang Nebel; Forum on specification & Design Languages (FDL 2014); 10 / 2014

Modelling, simulation and analysis of extra-functional properties of multi-core platforms in multi-application scenarios

Hartmann, Philipp A.; RAPIDO'14: 6th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools; 01 / 2014

Abstracting TCAD aging models above the circuit level

Malte Metzdorf, Domenik Helms, Reef Eilers, Wolfgang Nebel; DATE - Design, Automation, and Test in Europe; 03 / 2015

Automated SystemC Model Instantiation with modern C++ Features and sc_vector

Ralph Görgen and Philipp A. Hartmann and Wolfgang Nebel; Proceedings of DVCon Europe 2015; 11 / 2015

Languages, Design Methods, and Tools for Electronic System Design - Selected Contributions from FDL 2014

Oezlem Karaca, Alper Sen, Liana Musat, Binghao Bao, Oliver Keszocze, Gabriel Hjort Blindell, Christian Sauer, Gregor Nitsche, Leandro Gil, et al.; 01 / 2016

Simulink-Modell-Übersetzung in synchrone Datenflussgraphen

Sebastian Warsitz and Maher Fakih; Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV'2016); 03 / 2016

CONTREX: Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties

Kim Grüttner and Ralph Görgen and Sören Schreiner and Fernando Herrera and Pablo Penil and Julio Medina and Eugenio Villar and Gianluca Palermo and William Fornaciari and Carlo Brandolese and Davide Gadioli and Emanuele Vitali and Davide Zoni and Sara Bocchio and Luca Ceva and Paolo Azzoni and Massimo Poncino and Sara Vinco and Enrico Macii and Salvatore Cusenza and John Favaro and Raúl Valencia and Ingo Sander and Kathrin Rosvall and Nima Khalilzad and Davide Quaglia; Microprocessors and Microsystems - Embedded Hardware Design; 2017

A Timed-Value Stream Based ESL Timing and Power Estimation and Simulation Framework for Heterogeneous MPSoCs

Kim Grüttner and Philipp A. Hartmann and Tiemo Fandrey and Kai Hylla and Daniel Lorenz and Stefan Hauck-Stattelmann and Björn Sander and Oliver Bringmann and Wolfgang Nebel and Wolfgang Rosenstiel; International Journal of Parallel Programming; 2020

Partners
STMicroelectronics srl
www.st.com
GMV Aerospace and Defense SA
www.gmv.com
Cobra Telematics SA
www.cobra-group.com
EuroTech S.p.A.
www.eurotech.com
Intecs S.p.A.
www.intecs.it
iXtronics GmbH
www.ixtronics.com
EDALab srl
www.edalab.it
Docea Power
www.doceapower.com
Politecnico di Milano
www.elet.polimi.it/index.jsp
Politecnico di Torino
www.polito.it
Universidad de Cantabria
www.unican.es/index.html
Kungliga Tekniska Högskolan (Royal Institute of Technology)
www.kth.se
ST-Polito s.c.a.r.l.
www.st-polito.com

Duration

Start: 30.09.2013
End: 29.09.2016

Website of project

Source of funding

EU

GA: 611146

Related projects

COMPLEX

COdesign and power Management in PLatform-based design space EXploration

ENERSAVE

Methodik zum Entwurf von energiesparenden, verifizierten Systemen

ARAMiS

ARAMiS – Automotive, Railway and Avionic Multicore System