Optimization techniques for a reconfigurable, self-timed, and bit-serial architecture
Dittmann, Florian and Rettberg, Achim and Weber, Raphael
Proceedings of the 20th annual conference on Integrated circuits and systems design
This paper presents latency optimizations for a specific hard-ware architecture, which was developed based on the combination of different design paradigms and thus requires sophisticated design optimizations. The architecture comprises synchronous and systematic bit-serial processing with-out a central controlling instance. It was recently patented and targets future high-speed applications due to the abdication of long wires. So-called routers, achieving a reconfigurable system, can overcome the application specificity of the basic version of the architecture. This paper focuses on the challenge of latency optimizations also covering data synchronization problems when implementing the architecture. We propose and evaluate several variations for the realization.
09 / 2007
978-1-59593-816-9
inproceedings
ACM
153
Antonio Petraglia, Volnei A. Pedroni, Gert Cauwenberghs
OFFIS Autoren
