Hence, we develop in this application domain concepts and tools to improve the design process for so-called “Systems on a Chip” (SoC). It is the main approach to confront complexity with the enhancement of expressiveness of the electronic system level (ESL) languages, and thereby enable a seamless design process from a detailed specification all the way to the physical implementation. The modeling and refinement methodology enables the mapping of adaptive applications on diverse heterogeneous implementation platforms.